Members agree to provide protection to the layout-designs (topographies) of integrated circuits (referred to in this Agreement as “layout-designs”) in accordance with Articles 2 through 7 (other than paragraph 3 of Article 6), Article 12 and paragraph 3 of Article 16 of the Treaty on Intellectual Property in Respect of Integrated Circuits and, in addition, to comply with the following provisions.